Qijun Zhang | HKUST Computer Architecture Grouphttps://computer-arch-dev.hkust.edu.hk/author/qijun-zhang/Qijun ZhangHugo Blox Builder (https://hugoblox.com)en-usThu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/media/icon_hu_7613a4a452ac7087.pngQijun Zhanghttps://computer-arch-dev.hkust.edu.hk/author/qijun-zhang/A Self-Supervised and Cross-Design Netlist Power Model for Time-Based Layout Power Analysishttps://computer-arch-dev.hkust.edu.hk/publication/tcad2026-a-self-supervised-and-cross-design-netli/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/tcad2026-a-self-supervised-and-cross-design-netli/COOL: A Cooling-Aware Point Transformer Framework for Thermal Prediction in Advanced 3D/3.5D IC Packaginghttps://computer-arch-dev.hkust.edu.hk/publication/dac2026-cool-a-cooling-aware-point-transformer/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/dac2026-cool-a-cooling-aware-point-transformer/FSGen: Agile Fused and Sparse Accelerator Generator with Accurate Power Model for LLM Applicationshttps://computer-arch-dev.hkust.edu.hk/publication/dac2026-fsgen-agile-fused-and-sparse-accelerato/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/dac2026-fsgen-agile-fused-and-sparse-accelerato/G-Power: Architecture-level GPU Power Modeling with Aggregated Knowledge Foundations from Known GPUshttps://computer-arch-dev.hkust.edu.hk/publication/dac2026-g-power-architecture-level-gpu-power-mo/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/dac2026-g-power-architecture-level-gpu-power-mo/ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesseshttps://computer-arch-dev.hkust.edu.hk/publication/isca2026-icp-exploiting-instruction-correlation/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/isca2026-icp-exploiting-instruction-correlation/MFSPart: A Generalized Partitioning Framework for Multi-FPGA Systems and Its Ensemble-Based Extensionhttps://computer-arch-dev.hkust.edu.hk/publication/tcad2026-mfspart-a-generalized-partitioning-fram/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/tcad2026-mfspart-a-generalized-partitioning-fram/ReadyPower: A Reliable, Interpretable, and Handy Architectural Power Model Based on Analytical Frameworkhttps://computer-arch-dev.hkust.edu.hk/publication/asp-da2026-readypower-a-reliable-interpretable-a/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/asp-da2026-readypower-a-reliable-interpretable-a/Tackling MoE Communication Bottleneck with Dynamic In-Switch Computing on Multi-GPUshttps://computer-arch-dev.hkust.edu.hk/publication/isca2026-tackling-moe-communication-bottleneck-wi/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/isca2026-tackling-moe-communication-bottleneck-wi/An Architecture-Level CPU Modeling Framework for Power and Other Design Qualitieshttps://computer-arch-dev.hkust.edu.hk/publication/tcad2025-an-architecture-level-cpu-modeling-frame/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/tcad2025-an-architecture-level-cpu-modeling-frame/ArchPower: Dataset for Architecture-Level Power Modeling of Modern CPU Designhttps://computer-arch-dev.hkust.edu.hk/publication/neurip2025-archpower-dataset-for-architecture-leve/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/neurip2025-archpower-dataset-for-architecture-leve/ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysishttps://computer-arch-dev.hkust.edu.hk/publication/dac2025-atlas-a-self-supervised-and-cross-stage/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/dac2025-atlas-a-self-supervised-and-cross-stage/AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decouplinghttps://computer-arch-dev.hkust.edu.hk/publication/dac2025-autopower-automated-few-shot-architectu/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/dac2025-autopower-automated-few-shot-architectu/FirePower: Towards a Foundation with Generalizable Knowledge for Architecture-Level Power Modelinghttps://computer-arch-dev.hkust.edu.hk/publication/asp-da2025-firepower-towards-a-foundation-with-gen/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/asp-da2025-firepower-towards-a-foundation-with-gen/Integrating Prefetcher Selection with Dynamic Request Allocation Improves Prefetching Efficiencyhttps://computer-arch-dev.hkust.edu.hk/publication/hpca2025-integrating-prefetcher-selection-with-dy/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/hpca2025-integrating-prefetcher-selection-with-dy/Pointer: An Energy-Efficient ReRAM-based Point Cloud Recognition Accelerator with Inter-layer and Intra-layer Optimizationshttps://computer-arch-dev.hkust.edu.hk/publication/asp-da2025-pointer-an-energy-efficient-reram-based/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/asp-da2025-pointer-an-energy-efficient-reram-based/Profile-Guided Temporal Prefetchinghttps://computer-arch-dev.hkust.edu.hk/publication/isca2025-profile-guided-temporal-prefetching/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/isca2025-profile-guided-temporal-prefetching/RTLCoder: Fully Open-Source and Efficient LLM-Assisted RTL Code Generation Techniquehttps://computer-arch-dev.hkust.edu.hk/publication/tcad2025-rtlcoder-fully-open-source-and-efficien/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/tcad2025-rtlcoder-fully-open-source-and-efficien/SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Modelhttps://computer-arch-dev.hkust.edu.hk/publication/iseda2025-specllm-exploring-generation-and-review/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/iseda2025-specllm-exploring-generation-and-review/Towards Big Data in AI for EDA Research: Generation of New Pseudo Circuits at RTL Stagehttps://computer-arch-dev.hkust.edu.hk/publication/asp-da2025-towards-big-data-in-ai-for-eda-research/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/asp-da2025-towards-big-data-in-ai-for-eda-research/Transferable Pre-Synthesis PPA Estimation for RTL Designs with Data Augmentation Techniqueshttps://computer-arch-dev.hkust.edu.hk/publication/tcad2025-transferable-pre-synthesis-ppa-estimatio/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/tcad2025-transferable-pre-synthesis-ppa-estimatio/